Ground trampolines and Phase Locked Loops
by Venkat Rangan
A customer reported that the PLL on the UPduino low-cost Lattice iCE40 FPGA board was intermittent. The blog details the process I used to debug the issue.
This work in part motivated the development of the UPduino 3.0.
Use left/right arrows to navigate the slideshow or swipe left/right if using a mobile device